Questions? AskAuckland

Dr Bruce Sham

M. Phil., Ph. D., IEEE SM.


I received a Bachelor degree (Computer Engineering) and an MPhil. degree from the Chinese University of Hong Kong in 2000 and 2002 respectively, and received the Ph.D. degree from the same university in 2006. I began my research work on digital design during the final year project as an undergraduate which focused on improving the performance, reducing the logic complexity of the system and, hence, power consumption. I have worked as an Electronic Engineer on the FPGA applications of the motion-control system and system security with cryptography in ASM Pacific Technology Ltd (HK). During the years at the Hong Kong Polytechnic University, I have also engaged in various University projects for the commercialization of technology, in particular, a few optical communication projects which are in collaboration with Huawei. I also worked on the physical design of VLSI design automation. I was invited to work at Synopsys, Inc (Shanghai) in the summer of 2005 as a Visiting Research Engineer. I also obtained the Best Paper Award in ISQED 2013 and the Best Paper Award in ATC 2015. I am now an IEEE Senior Member and is working at The University of Auckland as Senior Lecturer.

Research | Current

  1. Hardware Acceleration (using FPGA) of Digital Systems includes: Genomic Analysis, Neural Network and Telecommunication

  2. Software Development on Physical design of VLSI includes: Floorplanning, Placement, Routing, Clock planning and Power management

Postgraduate supervision

Current PhD students:

Studying at The University of Auckland (PhD)

-Lo, ChunYan (enrolled in July 2019)

-Ma, Longyu Sean (enrolled in Feb 2018)

-Valencia, Raul (enrolled in Nov 2017)

Studying at The Hong Kong Polytechnic University (PhD, Co-supervisor)

- Jiang, Sheng (enrolled in 2015)

- Zhang, Pangwei (enrolled in 2016)

Areas of expertise

  1. Digital Design with FPGA
  2. Design Automation of VLSI

Committees/Professional groups/Services

Associate Editor of IEEE Transactions on Circuits and Systems II

Selected publications and creative works (Research Outputs)

  • Lau, F. C. M., Mo, F., Tarn, W. M., & Sham, C. W. (2017). Random-permutation-matrix-based cyclically-coupled LDPC codes. 2017 19th International Conference on Advanced Communication Technology, 497-500. Bongpyeong, South Korea. 10.23919/ICACT.2017.7890139
  • Chou, H.-F., & Sham, C.-W. (2017). Unequal Protection Approach for RLL-constrained LDPC Coded Recording System Using Deliberate Flipping. Paper presented at International SoC Design Conference (ISOCC), Seoul, SOUTH KOREA. 5 November - 8 November 2017. PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017). (pp. 2).
  • Jiang, S., Mo, F., Lau, F. C. M., & Sham, C. W. (2017). Tree-permutation-matrix based LDPC codes. IEEE Transactions on Circuits and Systems II: Express Briefs10.1109/TCSII.2017.2785779
  • Lu, Q., Sham, C.-W., & Lau, F. (2016). On using the cyclically-coupled QC-LDPC codes in future SSDs. 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 625-628. Jeju, South Korea. 10.1109/APCCAS.2016.7804048
  • Lu, Q., Fan, J., Sham, C. W., Tam, W. M., & Lau, F. C. M. (2016). A 3.0 Gb/s Throughput Hardware-Efficient Decoder for Cyclically-Coupled QC-LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 63 (1), 134-145. 10.1109/TCSI.2015.2510619
  • Lu, Q., Shen, Z., Sham, C., & Lau, F. (2015). A parallel-routing network for reliability inferences of single-parity-check decoder. 2015 International Conference on Advanced Technologies for Communications (ATC), 127-132. Ho Chi Minh City, Vietnam. 10.1109/ATC.2015.7388304
  • Lu, Q., Sham, C.-W., & Lau, F. (2015). An architecture-algorithm co-design of artificial intelligence for Trax player. 2015 International Conference on Field Programmable Technology (FPT), 264-267. Queenstown, New Zealand. 10.1109/FPT.2015.7393120
  • Sham, C.-W., Chen, X., Lau, F., Zhao, Y., & Tam, W. (2013). A 2.0 Gb/s throughput decoder for QC-LDPC convolutional codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 60 (7), 1857-1869. 10.1109/TCSI.2012.2230506


Contact details

Primary office location

New Zealand

Social links

Web links